Electrical stimulus (input) → protein channel structural transition (folding/opening) → discrete conductance levels (0–4) → propagation into chip-wide logic distribution across the array. (Visualized purely in semiconductor form, without graphs or equations.)